10

ABSTRACT

A system is disclosed for allocating the processing resources of a processor, often referred to as MIPs to functions in a queue waiting to be executed in association with the information content of a communication channel. This system includes a digital signal processor (DSP) having a number of communication ports, a number of communication channels, each connected to a different one of the communication ports, a capacity determining device within the DSP for determining an amount of the resource available to be assigned, a load determining device within the DSP for determining an estimate of the resource needed for each function waiting in the queue to execute, and an allocating device within the DSP for allocating the resource to the functions based on a hierarchical priority scheme.

19 TI-32883